

Because there are 3 flip-flops (T_2, T_1 & T_0), there will be eight states (000,001,...,111). These states are shown in the state table. The state table shows the present outputs, the next outputs and the flip-flop inputs for each of the eight states. The present state and the next state can be found from the shown state diagram (Figure 9.1). The flip-flop outputs can be found using the excitation table of the T flip-flop (see Table 9.3). For example, consider the first row in the state table. The unchanged states A_2 and A_1 requiring a T input of 0 and thus $T_{A_2}=0$ and $T_{A_1}=0$. A_0 is complemented in the next state thus $T_{A_0}=1$.

Q	Q+	T
0	0	0
0	1	1
1	0	1
1	1	0

Table 9.3 Excitation Table for T flip-flop

Step 2 :

Using K-maps, the three simplified Boolean functions for the flip-flop inputs can be found as shown in the Figure 9.2.




Figure 9.2 K-map for T_{A_0} , T_{A_1} and T_{A_2}

Step 3 :

The logic diagram now can be obtained according to the resultant Boolean equations as shown below.




Figure 9.3 Logic Diagram for 3-bit Synchronous Binary Counter

Experimentally, we will construct and test a 4-bit synchronous binary counter. J-K flip-flop can be used instead of T flip-flops because T flip-flop is not commercially available. As we explained in the previous experiment, a T flip-flop can be obtained from J-K type by connecting the J and K inputs together to provide the T input. The logic diagram for 4-bit synchronous binary counter using J-K flip-flops is shown in Figure 9.4.




Figure 9.4 Logic Diagram for 4-bit Synchronous Binary Counter

9.3 Equipments Required :

- Universal Breadboard
- Jumper wire kit
- 1x 7408 QUAD 2-INPUT NAND GATES
- 2x 7473 DUAL J-K FLIP-FLOPS WITH CLEAR
- 1x 7447 BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS
- 1x Common Anode (CA) Seven-Segment LED Display (MAN72A)
- 2x Toggle switches or 4-Position DIP Switch.
- 5x Carbon-film resistors (470Ω)
- 5x LEDs

9.4 Procedure :

1. Construct the logic circuit of the 4-bit binary counter that shown in Figure 9.4. Use 7447 BCD-to-Seven Segment decoder chip along with a CA 7-segment to display the decimal equivalent of the counter binary outputs. Use 555 oscillator circuit to generate the clock pluses.
2. Once all connections have been done, turn-on the power switch and clear the flip-flops by applying logic '0' to the clear input.
3. Enable the counter and observe its function with each negative-edge in clock pulse input.

Questions :

1. What is the basic difference between a latch and a flip-flop?
2. Implement T Flip-Flop using :
 - a) JK Flip-Flop
 - b) D Flip-Flop
3. Design a BCD counter to count in the sequence from 0000 up to 1001 and repeat . Show all analysis steps.
4. For the binary counter shown in Figure 9.3 , modify the circuit so that the counter goes through the binary states in the reverse order from 1111 down to 0000.
5. Design a 3- bit binary counter that counts in the sequence 0,2,4,6 then back to 0 to repeat the count.
6. Give a summary of the points you have learned from this experiment.

